|
關(guān)注：1
2013-05-23 12:21
求翻譯：指令級并性；微處理器；指令級并行技術(shù)；是什么意思？ 待解決
 懸賞分：1
- 離問題結(jié)束還有
指令級并性；微處理器；指令級并行技術(shù)；
問題補(bǔ)充： |
|
2013-05-23 12:21:38
Instruction-level and nature; microprocessor; instruction-level parallelism;
|
|
2013-05-23 12:23:18
Level of instruction; microprocessor; the directive level and parallel technology;
|
|
2013-05-23 12:24:58
Instruction level and nature; Microprocessor; Instruction level parallel technology;
|
|
2013-05-23 12:26:38
Instruction-level and; microprocessor; ILP techniques;
|
|
2013-05-23 12:28:18
The order grade combines sex; Microprocessor; Technology that the order grade runs side by side;
|
湖北省互聯(lián)網(wǎng)違法和不良信息舉報平臺 | 網(wǎng)上有害信息舉報專區(qū) | 電信詐騙舉報專區(qū) | 涉歷史虛無主義有害信息舉報專區(qū) | 涉企侵權(quán)舉報專區(qū)
