|
關(guān)注：1
2013-05-23 12:21
求翻譯：完成第一階段DDR2的接口與控制器電路設(shè)計(jì)圖，及DDR2的關(guān)鍵IP電路設(shè)計(jì)圖是什么意思？ 待解決
 懸賞分：1
- 離問題結(jié)束還有
完成第一階段DDR2的接口與控制器電路設(shè)計(jì)圖，及DDR2的關(guān)鍵IP電路設(shè)計(jì)圖
問題補(bǔ)充： |
|
2013-05-23 12:21:38
Complete interface and controller circuit design, the first phase of ddr2 and ddr2 critical ip circuit design
|
|
2013-05-23 12:23:18
Completion of the first phase 2 DDR the interface with the controller circuit layout design, and the key IP DDR 2 circuit layout design
|
|
2013-05-23 12:24:58
Completes first stage DDR2 the connection and the controller electric circuit design drawing, and DDR2 key IP electric circuit design drawing
|
|
2013-05-23 12:26:38
Completed the first phase of the DDR2 interface and controller circuit diagram and circuit design of key IP for DDR2
|
|
2013-05-23 12:28:18
null
|
湖北省互聯(lián)網(wǎng)違法和不良信息舉報(bào)平臺(tái) | 網(wǎng)上有害信息舉報(bào)專區(qū) | 電信詐騙舉報(bào)專區(qū) | 涉歷史虛無主義有害信息舉報(bào)專區(qū) | 涉企侵權(quán)舉報(bào)專區(qū)
